2<&֕RެSx G >F >F >F URQ?RQ?TopBottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu56 tGND_GNDA65 bGND_GNDA[[Nets\\Busses]]Pins^^Symbols__Names``ValuesaaInfobbGuide'7*linear6DIL08*,k,k1*d,k2*dԔ7*,kԔ81/(>NAME*1,k3*Ԕ,k4*1Ԕ6*ԔԔ51u2(>VALUE"pr9r"9p"prp"9r9'"99P"9'9P|40xx_DIL14*X,k1*9,k2*),k7*)Ԕ81ڕ(>NAME*Ȝ,k3*,k4*p,k6*8c,k512(>VALUE*pԔ9*8cԔ10*Ԕ11*ȜԔ12*9Ԕ13*XԔ14"D[rr"D["D[rD["r'"P"'P| pinhead i7 1X02*d11ΙpG(>NAME"3Ȝ1Ȝd"28cdȜd&3xP *12"0Ȝ11"18c1"08c18cd&3'; 1Ȝ >VALUE"31dXrcl^^9E3,5-81$m(>NAME1(>VALUE*tEA-*A+"z,җ,";"3<"3<NAME1L8P >VALUEqq1.h;(>NAME1.hȜ(>VALUE*1-*d+%$m$m"җ" "3<"3<NAME1zܒ(>VALUE*Ȝ1*8c2"0"02"0x"0  "0 2"0 ;"0"p'"pP"0zdd"0ޏPޏ'"01z1"01ޏ'x"0dޏP {"0"pPzd z"0"p'z1yB+0204/7*,k1*Ԕ21Ȝ2Y0>NAME1&Y0>VALUE"03Ԕr "03,k "0Ȝ'y"0ȜNAME1ȜhM(>VALUE"0*Q{"0dB^{"03`,nn{"03n{ "03n{ "03(nn{"0*{ "0n(n{"03B^hn{ "03hnB^{ "03hn6n{"06n`,n{"0Q^{ led[ULED3MM*dA*1K1jJ(>NAME1jJ(>VALUE"03=d=1"03xD& "03xs "033-&;"03-; "0;q0""0`#;"0x.t "0tx "032y"03P'y"032 {"03P' {"0`O<2"0Z%`O"0< "0 "03% "03ff "0r2@2"2@2@"3@r"1rr2%26%BT%z% %l6%Ԕ%ԔM%|%PS%vB|%|(t;NL'(t;D['%<Ԕ%t;Ԕ%zvB%zl%V;%;%D[%hCD[(D['%vB$%>"%H%3%>"%J6%|b%|ҍ%"l%Ԕ1u" BatE%lhC%VhC.2/IC1LM386N-1.\K/IC2LM386N-1.  /IC34024N.": /JP_POW.Ԕ /JP_TRANS.>< /C4470.hC/C210.hCD[ /RV110k.6/JP_EAR.|*/C147n.$ /R1220./C310.BT/RV210k.vB/C710.ԔW /R4220.V6/C922n.|/C622n.;/Q1BC549C. Ԕ/LED1.zJ /R2470.*d;/R34k7- VSS>>>>>>>>!  xN"3"""2""3"1"> >>>>"BT ">wyBT"wy>wy"0BTwy"0 0BT" 0 "3< "6\<3<"F"F'&l"'&l-l"-lbF"b"bFbM"bM"bbt"bt0D["bb:"b:l"l""*$"6\$h$"*$6\$"*<6\<"*<"dVDD>>>>"0ԔԔ "0Ԕep"0Ԕt;Ԕe"06\zBTz"0BTzޅޅ"0ޅޅޅt;"0ޅt;t;t;"0t;t;"""0*3*"0*3*NL"0*6\z"0p\K"0\K|e"0|e|3"0|e"0"0*}"0*}*3>>""""l""lzl">"Ԕt;""Ԕ u*N$1>> "3b2b\K"3b\Kb*d"3b|b"3bb"3b\KbuN$2>> "3|ҍ| mN$3>>"3|PS"3PS\K"3\K*d"3*d*d3e<N$5>>"0z03"6\t;0z*LdN$11>>"226W6"1W6ƕ "0ƕ  "0 hC)"0hC)hCD[ m;N$14>>>"0vB$!$"0!$PS"0PS2"02*d$"0*d$*d2"1 $vB$"2Ԕ $ TN$7>>>"D["n"nn2"0n2\K"0\K6\\K">D["k >" k "; KN$15>>"ԔMAM"AMvB"vBvB|N$10>> "3  "3  LN$12> > "3BTBT"3HBT+<N$13> >"333\N$4>> "2PS!PS"0!PSl"0luuLN$8> >"MhClhC"3MhC"|3*LN$9>>"32|"3|V"3VVhCBN$16>>"jJhjJ"hjJkjJ"<o<Ԕ"jJ<o"hjJjJN$17>>";";V;3KN$18>>"ޅvBzvB"t; ޅvB"t;Ԕt; .u>N$19> >"2J6l6Dual In Line PackageDual In Line PackagePIN HEADER - 0.1"ELECTROLYTIC CAPACITOR

grid 3.5 mm, diameter 8 mmRTRIM3296WTrimm resistor BOURNS

E2,5-6EELECTROLYTIC CAPACITOR

grid 2.54 mm, diameter 6 mmC050-025X075CAPACITOR

grid 5 mm, outline 2.5 x 7.5 mmRESISTOR

type 0204, grid 7.5 mmtransistor-npnTO92-EBCTO-92

grid 5.08 mmLED

3 mm, round default *EAGLE Design Rules

Die Standard-Design-Rules sind so gewählt, dass sie für die meisten Anwendungen passen. Sollte ihre Platine besondere Anforderungen haben, treffen Sie die erforderlichen Einstellungen hier und speichern die Design Rules unter einem neuen Namen ab.EAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4' <???????? ??8c 2 dd^^^^^^^^^^^^^^^^:4S % <default!Ceͫm% 5!Ceͫl % 5!Ceͫq% 5!Ceͫ% 5!Ceͫ?% 5!Ceͫ0|\% 5!CeͫqR% 5!CeͫR# u@ 1 '' dd0 L# 0{@ 1 '' dd0 ## }@ 1 '' dd0 7# @ 1c  'dd0 n# @ 1c 'dd0 b/# @ 1c 'dd0 UVL# @ 1c 'dd0 [ 319 16 182626 234339 187198 248286 10295b9168927ed9FBOř